Abstract-Methods for higher order parallel plate mode suppression in grounded coplanar waveguides (GCPW) using unique ground via structures are presented in this paper. Suppression of these higher order modes can increase GCPW bandwidth. The ground via fence parameters that affect the bandwidth of the GCPWs are also discussed. Two new structures using staggered ground via fences and with defected side ground planes, for improving GCPW performances while meeting fabrication and routing requirements, are discussed. These two methods improve the interconnect bandwidth by 62.2% and 27.8%, respectively. The measured and simulated results of a test GCPW structure are in close agreement.
Impact of Ground via Placement in Grounded
Coplanar Waveguide Interconnects Arghya Sain, Member, IEEE, and Kathleen L. Melde, Fellow, IEEE Abstract-Methods for higher order parallel plate mode suppression in grounded coplanar waveguides (GCPW) using unique ground via structures are presented in this paper. Suppression of these higher order modes can increase GCPW bandwidth. The ground via fence parameters that affect the bandwidth of the GCPWs are also discussed. Two new structures using staggered ground via fences and with defected side ground planes, for improving GCPW performances while meeting fabrication and routing requirements, are discussed. These two methods improve the interconnect bandwidth by 62.2% and 27.8%, respectively. The measured and simulated results of a test GCPW structure are in close agreement.
Index Terms-Channelized coplanar waveguide (CCPW), conductor backed CPW (CB-CPW), finite ground CB-CPW (FG-CBCPW), grounded CPW (GCPW), modes, resonant frequency, via, via fence.
I. INTRODUCTION
A CONVENTIONAL coplanar waveguide (CPW) is a planar transmission line and consists of a center signal conductor with semi-infinite ground planes on either side fabricated on a dielectric substrate. CPW interconnects have several advantages over microstrip interconnects that include ease of fabrication, reduced radiation losses, and ease of integration of active and passive components directly on transmission lines. CPWs, however, have higher losses and are more sensitive to interaction effects of nearby structures [1] . To allow easy implementation of mixed coplanar and microstrip circuits, an additional lower ground plane (LGP) is introduced to create conductor backed CPW (CB-CPW) [2] . The lower ground can be used for heat sinking purposes while providing mechanical support and preventing the fields from coupling to interconnects on lower circuit layers [3] , [4] . In [5] , the coplanar side grounds (CSGs) were modeled as patch resonators and the calculated resonant frequencies were in agreement with measured data.
CB-CPWs with finite side grounds (FG-CBCPW) were characterized in [6] to determine optimum side ground width (SGW). An FG-CBCPW with finite width substrate supports the dominant CPW mode. Higher order modes are excited as the SGW is increased. Higher order mode suppression in FG-CBCPWs using vias or shorting pins to connect the CSGs to the LGP has been suggested in [7] - [11] . However, a discussion regarding the effects of different via fence design parameters on the bandwidth of a grounded CPW (GCPW) is missing. FG-CBCPWs with vias shorting the side grounds to the LGP are called GCPWs. Vias impact the routing density on a printed circuit board (PCB) by controlling the number of traces that can be routed through the space between adjacent vias [12] . Increasing routing density can reduce the number of layers in a PCB and thus reduce PCB cost. Through strata and through silicon vias have been modeled and analyzed in [13] and [14] , respectively. Electrical and mechanical properties of vias have been discussed in detail in [15] - [17] . Traditionally, there has been very little discussion regarding ways to improve GCPW performance when dealing with fabrication and routing constraints. In this paper, the effect of different via fence design parameters on GCPW bandwidth is studied and possible ways to improve GCPW performance while meeting fabrication requirements are suggested. The bandwidth of a GCPW is defined as the highest frequency for which the insertion loss stays between 0 and −3dB in this work. A GCPW was fabricated, and the simulation verified through measurement. Fig. 1(a)-(c) shows the image of a CPW, FG-CBCPW, and GCPW, respectively.
The results presented in this paper are based on GCPWs on copper (Cu) clad Megtron6 dielectric material (referred to as core or substrate). Megtron6 has a dielectric constant (ε r ) of 3.5 and a loss tangent (tan δ) of 0.002. The substrate thickness (H ) is 101.6 μm. The thickness (T ) and conductivity (σ ) of Cu are 17.78 μm (0.5 oz) and 5.8 × 10 7 S/m, respectively. The signal conductor width (S) is 177.8 μm, and the spacing between the signal conductor and one CSG is G = 101.6 μm. The interconnect length (L) is 6000 μm. Fig. 2 shows the top layer view of a GCPW while Fig. 3 shows the cross section of such a GCPW. The 3-D modeling and simulations were performed using ANSYS High Frequency Structure Simulator (HFSS) [18] . HFSS is a full-wave electromagnetic simulator that solves Maxwell's equations directly using the finite-element method. The Touchstone files were extracted from HFSS and plotted using Keysight (Agilent) Advanced Design System [19] . HFSS is also used to plot the electric field plots in the interconnect.
In Fig. 2 , the parameter SGW denotes the side ground width. The parameters VR and VP denote via radius and via-to-via pitch, respectively. The variable VL is the center-to-center distance between the signal trace and a via fence. The via fence consists of a line of vias located along the length of the interconnect on a particular side ground. The parameter ES represents the separation between the GCPW edge and center of the via closest to the edge in a via fence. GCPW edge is defined as the location where probes (or feeds) come in contact with the GCPW for performing measurements.
In the following section, the theory behind the excitation of higher order modes in FG-CBCPWs is analyzed. Section III compares the simulated and measured results. Section IV analyzes the impact of different via fence parameters on GCPW performance. In Section V, two different methods to improve the GCPW bandwidth while meeting typical PCB fabrication requirement are analyzed. Section VI provides the final conclusions. An Appendix at the end of the paper lists the abbreviations used in the paper.
II. THEORY: TRADITIONAL VIA PICKET FENCE
In conventional FG-CBCPW, the CSGs along with the LGP act as a rectangular patch antenna. The rectangular patch acts like a resonant cavity with an open circuit at the edges, since no ground vias are used [20] . The energy from the signal conductor is capacitively coupled to the rectangular patch [21] , [22] , thus exciting higher order modes in the cavity. At the resonant frequencies, most of the electromagnetic energy gets coupled to the side grounds and very little energy propagates down the signal trace and thus signal transmission is reduced due to increased reflection and radiation [9] . The resonant frequencies can be calculated just from the dimensions of one of the side (or coplanar) ground planes. The cavity in Fig. 2 is specified by L, SGW, and H . An open circuit boundary condition is used at all three boundaries. The resonant frequencies ( f r ) for such a cavity are given by the following equation [23] :
In (1), ε and μ represent the permittivity and permeability of the dielectric material, respectively. The mode numbers m, n, and p can be any whole number (0, 1, 2 . . .) with the constraint that these three cannot be all 0 at the same time. Since commonly available substrates have unity μ r and H is electrically very small (H λ), (1) can be modified
In (2), c is the speed of light in free space and ε r is the dielectric constant of the substrate. Table I shows the comparison between calculated and simulated resonance frequencies for an FG-CBCPW with SGW = 3200 μm, L = 6000 μm, H = 101.6 μm, and ε r = 3.5. The simulations used HFSS and the modes were obtained by analyzing the resonances in the S-parameters. Figs. 4 and 5 show the insertion and power loss of such an FG-CBCPW with varying SGW, respectively. The power loss can be calculated from the scattering parameters using the following equation:
From Fig. 4 , it is evident that resonances start to appear at higher frequencies as SGW is reduced. This can be a possible solution for simple circuits but this approach is not practical for complex coplanar circuits (with a mesh of ground planes, stubs, etc.) designed on substrates of higher dielectric constant [10] .
In this discussion, the focus is on the resonant modes created by one of the side ground planes adjacent to the signal line. The open-circuit boundary conditions used in the previous conventional FG-CBCPW case change when vias are used to connect the side grounds to the LGP. In this discussion, the assumption that the vias are solid shorting plates (i.e., a short circuit boundary condition) used to connect the side grounds to the LGP simplifies the discussion. The shorting plates are placed at the side ground edges as described in the two cases below.
A. Case 1
In this case, solid shorting plates are located only at the side ground edges furthest away from the signal trace. Each side ground has a single shorting plate that runs the entire length (x-axis) of the side ground. Thus, the open circuit boundary at this one edge of the coplanar ground patch is replaced by a short circuit boundary. The waves along the length and width (y-axis) of the side ground are cosinusoidal and sinusoidal in nature, respectively. The electric field at the shorted edges will be minimum.
B. Case 2: Solid Shorting Plate Along All Three Edges of Both Side Grounds
In this case, the shorting plates are located at all the side ground edges except for the edge immediately adjacent to the signal line. Each side ground has one shorting plate running the length (x-axis) of the side ground and two additional shorting plates running the width (y-axis) of the side ground.
Thus, the open circuit boundary condition on three edges of the coplanar ground patch is replaced by short circuits. The waves in both the x-and y-axis will be sinusoidal in nature. Fig. 6 shows a pictorial representation of the two cases mentioned above. Replacing the open circuits with shorts on the side grounds will only change the resonant frequencies but not eliminate them. The resonant frequencies computed using (2) need to be modified slightly, since the boundary conditions changed. The mode number m will be whole and natural numbers for Cases 1 and 2, respectively. The mode number n will be odd multiples of 0.5 (0.5, 1.5, 2.5, . . .) instead of whole numbers for both cases. This slight modification allows for the modified boundary conditions on the edges. The mode numbers associated with Cases 1 and 2 are derived in [24] . Fig. 7 shows the insertion loss for FG-CBCPW, Cases 1 and 2. Fig. 8 shows the E field magnitude plots for CBCPW, Cases 1 and 2 at different frequencies.
From this discussion, it is clear that adding vias to the FG-CBCPW structure will not eliminate the higher order modes and only results in shifted resonant frequencies due to changing boundary conditions at the via locations.
III. COMPARISON: SIMULATION AND MEASUREMENT
In order to validate the simulated results, a 50-GCPW of L = 6000 μm was fabricated and measured using an Agilent Technologies E8361A performance network analyzer [25] and Cascade Microtech air coplanar probes 250 ground signal ground probes [26] . The fabricated GCPW has H = 101.6 μm, S = 177.8 μm, G = 101.6 μm, SGW = 1200 μm, VL = 1212.7 μm, VR = 76.2 μm, VP = 508 μm, and ES = 460 μm. Megtron6 is the substrate (core) and is cladded by Cu of T = 17.78 μm. For structural stability, the GCPW has a Megtron6 layer 508 μm (including prepreg layer) thick beneath the LGP as supporting layer. Due to the presence of the LGP, the supporting layer is isolated from the GCPW and does not have any impact on performance. Fig. 9 shows the schematic cross section for the fabricated GCPW. The fabricated structure is simulated in HFSS. A good correlation between the simulated and measured data is observed within the limits of experimental errors. Fig. 10 shows the comparison between the measured and simulated insertion loss data for the fabricated GCPW. A further analysis of these data shows less than a 4.5% difference between the measured and simulated results. This difference was computed by converting the S 12 data from its value in decibels to an absolute ratio. We note that below 15 GHz and above 27 GHz, a less than 3% difference is observed. The difference between the measured and simulated results from 15 to 27 GHz ranges from 3% to 4.5%. The full-wave simulation did take into account the reported metal conductivity and the dielectric loss. The main differences between the measured prototype and the simulation model are due to the small difference in the fabricated measurements and the effects of conductor surface roughness that exists between the dielectric and the metal interface on the CPW [27] .
IV. IMPACT OF VIA FENCE LOCATION AND DIMENSION ON GCPW PERFORMANCE
In this section, the influence of different via fence parameters on the GCPW bandwidth will be analyzed. The via fence parameters that will be analyzed include VL, VP, and ES. The ground via fence helps reduce the electrical SGW. The effective SGW (eSGW) can be calculated from the following equation:
A. Varying Distance Between via Fence and Signal Trace (VL)
In this section, VL is varied from 400 to 2700 μm with SGW = 3200 μm, VP = 287.3 μm, ES = 127 μm, and VR = 76.2 μm. GCPW performance shows tremendous improvement when VL is reduced. Figs. 11 and 12 show the insertion and power loss of a GCPW with varying VL, respectively.
With reduced VL, the electrical widths of the side grounds also fall. This prevents the side grounds from acting as patch antennas and exciting higher order modes. As VL is reduced, the higher order modes get excited at higher frequencies. The higher order modes start getting excited at 38.5 GHz instead of 16 GHz when VL is reduced from 2700 to 1200 μm. The eSGWs for VLs of lengths 2700 and 1200 μm are approximately a quarter wavelength (λ/4) wide at 16 and 38.5 GHz, respectively. However, no resonances are observed for VL = 400 μm up to 100 GHz because this length is less than quarter wavelength at 100 GHz. So, to keep the GCPW free of resonances, the VL should be as close to the signal conductor as possible. Fig. 13 shows the E field magnitude distribution when VL = 1200 and 2700 μm.
B. Varying the via-to-via Pitch in a via Fence (VP)
In this section, VP is varied from 2873 to 359.125 μm with SGW = 3200 μm, VL = 400 μm, ES = 127 μm, When VP = 2873 μm, the resonance occurs at 32.5 GHz which is approximately λ/2. The resonances move to higher frequencies as VP is reduced. Higher order modes are not excited for VP = 359.1 μm up to 100 GHz since this length is smaller than λ/4 at 100 GHz. Energy coupled to the side grounds will leak into the side ground region beyond the via fence when VP is large. This leaked energy will generate higher order modes in the structure deteriorating the interconnect performance. So, it will be a good practice to keep VP less than λ/4 at the highest frequency of operation or keeping VP as small as possible while meeting fabrication requirements.
C. Varying Separation Between Ends of GCPW and Start of via Fence Edge (ES)
This section shows the impact of increasing ES. The GCPW dimensions are as follows: SGW = 1200 μm, VL = 376.2 μm, VP = 287.3 μm, and VR = 76.2 μm. Fig. 15 shows the insertion loss of the interconnect when ES is varied from 127 to 701.6 μm.
With increasing ES, GCPW bandwidth decreases as higher order modes get excited at lower frequencies. While there are no higher order modes excited with ES = 127 μm case for up to 100 GHz, higher order modes start to appear at 46 and 34 GHz for ES = 414.3 and 701.6 μm, respectively. Fig. 16(a) and (b) shows the electric field distribution at 100 GHz when ES is 127 and 414.3 μm, respectively. From Fig. 16 , it becomes clear that energy gets sucked out into the area beyond the via fence when ES is large, thus generating higher order modes in the GCPW. The performance of a GCPW does not change with varying SGW when ES, VL, and VP are kept at a minimum. As ES and VP approach 0 μm, a GCPW structure starts resembling a channelized CPW (CCPW) [28] . A CCPW structure can be defined as a CPW with conductor backing and with solid conducting walls connecting the top coplanar grounds to bottom ground. The conducting walls along with the bottom ground constitute a metal channel in the interconnect. Since all the grounds are connected together in a CCPW, the higher order parallel plate modes get eliminated. The VL for CCPW is 400 μm, while VP = ES = 0 μm. The walls in the CCPW are 76.2 μm thick. Fig. 17 shows the electric field distribution for the two cases at 100 GHz.
From the above discussion, it is clear that for given VL, VP, and ES, GCPW performance will improve with increasing VR. This expected trend is observed when VR is varied with SGW = 3200 μm, ES = 127 μm, VL = 400 μm, and VP = 287.3 μm. Fig. 18 shows the insertion loss of a GCPW with varying VR.
V. ALTERNATE GROUNDING STRUCTURES FOR IMPROVING GCPW PERFORMANCE
The mechanical performance of a PCB will be adversely affected due to warpage, which is the result of mismatch in coefficient of thermal expansion between the metal in high density vias and the surrounding dielectric. Therefore, it may not be possible to place vias in close proximity of one another due to fabrication or routing limitations. This situation can result in degradation of GCPW performance as energy gets coupled to the CSGs and excites different higher order modes. The bandwidth of the GCPWs can be increased by pushing the excited modes out to higher frequencies. The following sections discuss ways to improve the GCPW bandwidth.
The basic GCPW dimensions common to the following sections are as follows. The GCPW has SGW = 3200 μm, VR = 76.2 μm, VP = 1436.5 μm, VL = 400 μm, and ES = 127 μm.
A. Increasing the Number of Ground via Fences Connecting the Coplanar Side Grounds to the Lower Ground Plane
Unlike the previous sections, here extra via fences are added to the existing structure to improve the interconnect performance. The via fence pitch (VFP) is varied from 200 to 600 μm. The first via fence (Fence 1) is closest to the signal conductor while the third via fence (Fence 3) is furthest away from the signal conductor. The second via fence (Fence 2) is offset from Fence 1 along the x-axis by VO = 718.25 μm. Fig. 19 shows the top layer view of the GCPW structure with three via fences on each CSG. A GCPW with two via fences will have Fences 1 and 2 on each CSG while one with three fences will have Fences 1-3 on each CSG. ES for Fences 1 and 3 is 127 μm while for Fence 2 is 845.25 μm.
Increasing the number of via fences helps push the resonances to higher frequencies. For a GCPW with two fences and VFP = 200 μm, the higher order modes are excited at 88.5 GHz compared with 45 GHz for a GCPW with one fence (Fig. 20) . The improvement in bandwidth falls as VFP is increased. As the VFP is increased from 200 to 600 μm, the higher order modes get excited at 73 GHz instead of 88.5 GHz. This trend is expected from previous results. A GCPW with one fence and VP = 718.25 μm can also be described as a GCPW with two fences and VFP = 0 μm. Similar trends are observed when the interconnect has three via fences (Fig. 21) . However, the improvement over the two-via-fence case is not that significant. The improvement is also less when VFP is increased. With three via fences, the modes get excited at 91.5 GHz compared with 88.5 GHz for the two-fence case with VFP = 200 μm, while for VFP = 600 μm, the improvement is only 0.5 GHz for the three-fence case compared with the two-fence case.
The trends are consistent when VL is increased to 1200 μm. But the improvement in GCPW bandwidth is not that drastic. The improvement in bandwidth of the interconnect for the two-via-fence case is 2.5 and 0.5 GHz for VFP 200 and 600 μm, respectively. Another 0.5 GHz improvement in bandwidth is observed when another row of via is added resulting in the three-row case. However, when VP is less than λ/2 at the highest frequency of operation, adding extra via fences does not have a huge improvement on the GCPW performance.
B. Coplanar Side Grounds With Periodic Cutouts
In this section, slots cut into the CSGs are used to increase GCPW bandwidth. The slots are located at a distance SLo = 400 μm from the signal line center. The slot length is SL = 2990.5 μm and slot width is SW = 762 μm. Slot to via pitch is SVP = 718.25 μm while slot to slot pitch is SP = 1436.5 μm. Fig. 22 shows the top layer schematic of the interconnect.
The bandwidth of the GCPW can be improved by slots in the CSGs. The SW is varied from 152.4 to 762 μm while keeping everything else constant. The higher order modes are pushed out to higher frequencies by etching slots. The bandwidth increases as SW is increased. The resonances are observed at 57.5 and 62 GHz with slot width 152.4 and 762 μm, respectively (Fig. 23) . So the higher order mode has been pushed 17 GHz for 762 μm slot width when compared with a GCPW without any slots.
VI. CONCLUSION
In this paper, a brief theory behind the excitation of resonant modes in an FG-CBCPW has been discussed. Reducing the SGW improves GCPW performance in the absence of via fence but this is not a practical approach when it comes to microwave integrated circuits (MICs) and monolithic MICs. The via fences should be placed as close to the signal conductor in a GCPW as possible and via-to-via pitch should be less than quarter wavelength at the highest frequency of operation of the GCPW to remove the resonances in the structure. Physically implementing the via fence is discussed in [15] - [17] . The width of the side grounds has no impact on GCPW resonances when a via fence is present. Also, two ways (either by using alternating via fences or by having slots in the side grounds) to improve GCPW bandwidth are presented when it is not possible to have a small via-to-via pitch due to fabrication or routing limitations. A GCPW is manufactured and measured as well. The measurement and simulation data show good correlation. Future work includes investigating the impact of via fences on impedance, cross talk, and differential routing.
APPENDIX
See Table II for the list of abbreviations used in this paper.
